
CAT24C01, CAT24C02, CAT24C04, CAT24C08, CAT24C16
SCL
SDA
START
CONDITION
Figure 2. Start/Stop Timing
STOP
CONDITION
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
A 2
A 2
A 2
a 10
A 1
A 1
a 9
a 9
A 0
a 8
a 8
a 8
R/W
R/W
R/W
R/W
CAT24C01 and CAT24C02
CAT24C04
CAT24C08
CAT24C16
Figure 3. Slave Address Bits
BUS RELEASE DELAY (TRANSMITTER)
BUS RELEASE DELAY
(RECEIVER)
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACK DELAY ( v t AA )
Figure 4. Acknowledge Timing
ACK SETUP ( w t SU:DAT )
SCL
t F
t LOW
t HIGH
t LOW
t R
t SU:STA
t HD:SDA
t HD:DAT
t SU:DAT
t SU:STO
SDA IN
t AA
t DH
t BUF
SDA OUT
Figure 5. Bus Timing
http://onsemi.com
5